Sleepy Stack: a New Approach to Low Power VLSI Logic and Memory
نویسندگان
چکیده
Outline zIntroduction zRelated Work zSleepy stack zSleepy stack logic circuits zSleepy stack SRAM zLow-power pipelined cache (LPPC) zSleepy stack pipelined SRAM zConclusion
منابع مشابه
Design and Analysis of Low Power Generic Circuits in Nano Scale Technology
Power consumption of Very Large Scale Integrated (VLSI) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally dynamic (switching) power has dominated the total power consumption of VLSI circu...
متن کاملDesign of Ripple Borrow Subtractor using different logic techniques
Power dissipation has become an overriding concern for VLSI circuits and it may come to dominate the total chip power consumption as the technology feature size shrinks. The main aim of this paper is to minimize the leakage power by using a ultra low leakage techniques. In this work we are choosing the Benchmark circuit as full subtractor . This full subtractor are designed by using different t...
متن کاملSleepy Stack Reduction of Leakage Power
Leakage power consumption of current CMOS technology is already a great challenge. ITRS projects that leakage power consumption may come to dominate total chip power consumption as the technology feature size shrinks. We propose a novel leakage reduction technique, named “sleepy stack,” which can be applied to general logic design. Our sleepy stack approach retains exact logic state – making it...
متن کاملPareto Points in SRAM Design Using the Sleepy Stack Approach
Leakage power consumption of current CMOS technology is already a great challenge. ITRS projects that leakage power consumption may come to dominate total chip power consumption as the technology feature size shrinks. Leakage is a serious problem particularly for SRAM which occupies large transistor count in most state-of-the-art chip designs. We propose a novel ultralow leakage SRAM design whi...
متن کاملSleepy Keeper Approach for Power Performance Tuning in VLSI Design
There are several techniques that reduce leakage power in efficient way but the disadvantage of each technique limits the application of each technique. In this paper sleepy keeper approach is introduced to reduce the power dissipation of the circuit in idle state when its logic is not needed. The sleepy keeper approach uses traditional sleep transistors and two additional transistors which are...
متن کامل